Variable Length Dynamic Shifting Based Lfsr Multiple Scan Chain For Test Compression

نویسندگان

  • M. Deepa
  • A. Sathishkumar
  • S. Saravanan
چکیده

The project presents a test pattern compression method for circuits with a high number of parallel scan chains .It reduces test time while it keeps hardware overhead low. The decompression method is based on the continuous LFSR reseeding that is used in such a way that it enables LFSR lockout escaping within a small number of clock cycles. It requires a separate controlling of the LFSR de-compressor and the scan chain clock input. The paper discusses decompression effectiveness for different LFSR shapes ,scan chain lengths and number of parallel LFSR inputs . It is hardware saving to use an LFSR with the state skipping instead of using a LFSR accompanied with a phase shifter .It can designed in such a way that it uses a lower number of internal XOR gates, guarantees maximum separation between scan chains and does not introduce an extra delay on the LFSR outputs. Experimental result on benchmark circuits have shown that the presented test pattern decompression provides unreduced fault coverage and short test lengths while the hardware overhead is low comparing the designs designed with the help of nowadays industrial tools.

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A New LFSR Reseeding based Test Compression Scheme by Virtual Reduction of Smax

A new LFSR based test compression scheme is proposed by reducing the maximum number of specified bits in the test cube set, smax, virtually. The performance of a conventional LFSR reseeding scheme highly depends on smax. In this paper, by using different clock phases between an LFSR and scan chains, and grouping the scan cells, we could reduce smax virtually. If the clock frequency which is slo...

متن کامل

Reseeding methodology for low power based on LFSR

Power dissipation during test is a significant problem as the size and complexity of systems-onchip (SOCs) continue to grow. During scan shifting, more transitions occur in the flip-flops compared to what occurs during normal functional operation. This problem is further pseudorandom filling of the unassigned input values is employed. Excessive power dissipation during test can increase manufac...

متن کامل

Optimization of Scan Time of Scan Test in System-on-chip

We present an SoC testing approach that integrates test data compression, T AM/test wrapper design, and test scheduling. An improved LFSR reseeding technique is used as the compression engine. All cores on the SoC share a single on-chip LFSR. At any clock cycle, one or more cores can simultaneously receive data from the LFSR. Seeds for the LFSR are computed from the care bits from the test cube...

متن کامل

An Efficient Deterministic Test Pattern Compaction Scheme Using Modified IC Scan Chain

In this paper, we propose a new scheme for Built-In Self-Test (BIST) that uses an LFSR obtained by adding feedback loops to the IC boundary scan chain. This LFSR first generates random patterns to cover easy-to-test faults and after the random testing phase it is partially loaded with seeds to generate deterministic vectors for hard-to-test faults. The seeds are obtained by solving systems of l...

متن کامل

A New Scan Architecture for Both Low Power Testing and Test Volume Compression Under SOC Test Environment

A new scan architecture for both low power testing and test volume compression is proposed. For low power test requirements, only a subset of scan cells is loaded with test stimulus and captured with test responses by freezing the remaining scan cells according to the distribution of unspecified bits in the test cubes. In order to optimize the proposed process, a novel graph-based heuristic is ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2016